
Lecture 11

Additional Topics

Peter Cheung Imperial College London

URL: www.ee.imperial.ac.uk/pcheung/teaching/EE2_CAS/ E-mail: p.cheung@imperial.ac.uk

5-stage Pipelining




Setup Time: DATA must reach its new value at least t_s before the CLOCK[↑] edge.

Hold Time: DATA must be held constant for at least t_H after the CLOCK[↑] edge.

Maximum processor clock frequency: $\frac{1}{\max(t_{p1}, t_{p2}, t_{p3}, t_{p4}, t_{p5}) + t_s}$

Deep Pipelining




- Cycle per instruction (CPI) for pipelined processor > 1 (e.g. 1.25), but higher clock frequency.
- Increase clock frequency by adding more pipeline stages by reducing worst-case t_p .
- Deeper pipeline creates more data and control hazards, and more complex detection/mitigation hardware.
- Register setup time also results in diminishing return.
- Example: 2015 Intel i7 uses 19-stage pipeline; ARM processor typically uses 13—stage pipeline.

An Example on Pipelining

• A single-cycle processor with a propagation delay of 750ps is to be pipelined into N stages.


• Assume:

- Register overhead (i.e. setup time) is 90ps;
- Adding a pipeline stage does not increase hazard logic delay;
- 5 stage pipeline would result in a CPI of 1.25;
- Each additional pipeline stage add 0.1 to CPI due to branch and other hazards (stalling).
- How many pipeline stages gives best performance?
- Cycle time (i.e. clock period) is: $T_c = \frac{750}{N} + 90$ ps.
- CPI = 1.25 + 0.1(N-5), for $N \ge 5$.
- Instruction time = $CPI \times T_c$




Simple branch prediction

- So far, all branch instruction are assumed **NOT TAKEN**.
- Increased pipeline stages results in higher penalty (flushing) if branch IS TAKEN.
- Improve performance by adding **ACCURATE** branch prediction.
- STATIC branch prediction forward branch assumes NOT TAKEN; backward branch assumed TAKEN.
- SIMPLE DYNAMIC branch prediction due historical information for prediction. The simples is: Branch taken last time, predict will also be taken next time.
- Maintain a table of branch instructions and what happened most recently.
- The table is known as a branch target buffer which includes destination address of branch and 1-bit history.




Two-bit Branch Predictor




• Mispredicts only the last branch of a loop.

Superscalar Processor




- Two-way superscalar execute TWO instructions on each cycle (CPI = 0.5, IPC = 2).
- Instruction memory 2 read ports, i.e. fetch 2 instructions per cycle.
- Two copies of the ALU.
- Register file double number of ports (i.e. 4 read ports and 2 write ports).
- Data memory two read ports and two write ports.
- Two instructions progress through CPU at the same time.

Superscalar Processor - Example




- Instruction per cycle = 2
- No data or control hazard in this code.

Superscalar Processor with data hazard




- Forwarding does not help add instruction need to insert stall cycle, then forwarding.
- Other dependencies handled by forwarding. 5 cycles to issue 6 instructions: IPC = 1.2.

Out-of-Order Superscalar Processor (1)



- Cycle 1: add, sub and and instructions use s8. Therefore, or instruction jumps ahead.
- Cycle 2: 1w needs two cycle before data available. add can't issue. sub use s8, cannot issue. Therefore, only sw can be issued because S11 can be forwarded.

Out-of-Order Superscalar Processor (2)



- Cycle 3: Now add can be issued since s8 will be available, and sub can also go ahead.
- Cycle 4: The and can be issued.
- Six instructions in four cycles, IPC = 1.5 better than 1.2 before.

Topics not covered by this module

1. Computer arithmetics

- adders, multipliers, dividers

- 2. Bus interface (e.g. WishBone bus)
 - Interface with main memory, peripherals etc.

3. Interrupt handling mechanism

- realtime applications, react to external events

4. Stack and Heap

- Memory management in high-level languages

- 1. Control/Status Registers (CSRs)
- 2. Privileged mode vs User mode
- 3. Compressed instruction set (16-bit instructions)
- 4. Floating point architecture (64-bit)

JAL instruction

jal	rd,	la	be	1		j	um	p and link										PC = JTA,									r	1 =	-	PC + 4			
Instruction Formats	ı	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
Jump		[20]					imm[10:1]						[11]] imm[19:12]										rd				opcode					

- JAL instruction is used for subroutine calls. (Used in the REF program.)
- JTA = Jump Target Address = PC value + signed immediate offset
- **PC** is loaded with the JTA
- rd = return address = PC + 4, i.e. address of next instruction
- Note that the format of the immediate value is unusual. Bit 0 is always
 0. In other word, offset is always an even number

JALR instruction

jalr rd,	rs	1,	in	nm	j	um	np a	and	l liı	nk	reg	iste	r			Ρ	C =	rs	1 +	+ S	i gr	۱Ex	t(in	nm)	,	ro	=	=	PC	+ 4		
Instruction Formats	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0		
Immediate					I	imm[11:0]							rs1		funct3					rd						opcode					

- JALR instruction is also used for subroutine calls, but different from JAL.
- JTA = rs1 + SignExt(imm), i.e. derived from source register rs1
- Note that the immediate offset is only 12 bit and it is sign-extended to 32-bits before adding to rs1
- Finally, rd stores the return address
- SPECIAL CASE, JALR zero, O(ra) or JALR x_0 , $0(x_1) = RET$